UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/074,064	02/12/2002	Antonio Asaro	00100.00.0130 6702	
23418 7590 11/21/2007 VEDDER PRICE KAUFMAN & KAMMHOLZ 222 N. LASALLE STREET			EXAMINER	
			MYERS, PAUL R	
CHICAGO, IL 60601			ART UNIT	PAPER NUMBER
			2111	
			·	
			MAIL DATE	DELIVERY MODE
			11/21/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		m			
	Application No.	Applicant(s)			
	10/074,064	ASARO ET AL.			
Office Action Summary	Examiner	Art Unit			
	Paul R. Myers	2111			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
 Responsive to communication(s) filed on <u>26 October 2007</u>. This action is FINAL. 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 					
Disposition of Claims					
4) ⊠ Claim(s) 1-31 and 33-35 is/are pending in the 4a) Of the above claim(s) is/are withdra 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-28 and 33-35 is/are rejected. 7) ⊠ Claim(s) 29-31 is/are objected to. 8) □ Claim(s) are subject to restriction and/or	wn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomposed and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 11.	cepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:	ate			

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)

10/074,064 Art Unit: 2111

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 10/26/07 have been fully considered but they are not persuasive.

In regards to applicants argument that "Surugucchi et al. expressly teach that the BASS control logic unit updates the registers in the second configuration space (which includes BASS 1 memory mask) with the value in the first configuration space when the value in the first configuration space are set and/or modified. (See column 8, lines 47-51.) Therefore Surugucchi et al explicitly teaches away from using a read only memory for storing mask values because the BASS control logic would not be able to update a read only memory.": Gillespie teaches a bridge for a PCI bus (thus it requires BASS configuration registers) that has a read only memory (31) that stores initial configuration information which is copied into (updates) the configuration registers (33) of the bridge. Gillespie however is silent upon what is included in the configuration information. The examiner was not suggesting to modify Surugucchi but to instead include the Mask values which according to Surugucchi are routinely part of the configuration information for PCI in the configuration information of Gillespie et al. Surugucchi teaches that Mask values are included in configuration information, for PCI configuration BASS registers. Venkat teaches that initial base addresses are included in the configuration information for PCI configuration. For Surugucchi to teach away from the combination of the teachings of Surugucchi with Gillespie, Surugucchi would have to state that you would not want to include Mask values in configuration information which is the exact opposite of what Surugucchi teaches.

10/074,064

Art Unit: 2111

In regards to applicants arguments regarding Venkat: Venkat teaches that initial base addresses are included in the configuration information for PCI configuration. Thus just like Surugucchi above it also would have been obvious to a include initial base addresses in the configuration information of Gillespie.

In regards to applicants argument regarding Prabhu and claim 28: The examiner agrees that Prabhu is directed to exception handling, this however does not alleviate that Prabhu teaches register are configured with initial and mask values. The claim language is broad enough to encompass any register thus it does not matter what the register is used for. Whether it is used in a bridge as described in Gillespie or for exception handling as in Prabhu is immaterial since the claim language is simply directed to configuring a register. Applicants statement that the use of the word configured in Prabhu refers to the fact that status and control registers may be "preconfigured" at manufacture to be both read and write but some may be read only. While the examiner does not agree with the applicants assessment that Prabhu's configuring a register is only by the manufacturer "preconfigured" is configured. It doesn't matter if the register is configured by logic during manufacture of after manufacture, it is still configured and the claim language does not state when it is configured. Further it set a write protect bit (read or read/write) is well within the ordinary capabilities of one skilled in the art.

In response to applicants traverse of taking notice. Applicant has attempted to challenge the Examiner's taking of Official Notice. However, Applicant has not provided adequate information or argument that *on its face* creates a reasonable doubt regarding the circumstances justifying the Official Notice. See MPEP 2144.03 and In re Boon, 169 USPQ 231 (CCPA 1971). Even though applicants challenge does not create any doubt regarding storing initial

10/074,064

Art Unit: 2111

configuration data in a memory the references to Gillespie, Surugucchi and Venkat all provide the teaching of storing initial data in a memory. Also a single reference to Sibigtroth PN 4580246 is also cited that teaches an initial value (stored in flop 82) and a mask flop (110) is provided. The examiner notes applicants "mask bit" is also known in the art as a write protect bit. This is routinely how a register is configured as read only or read write. Some systems use a fuse that is blown at time of the configuration this does not prevent the register from having been configured.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 4-9, 19, 22-23, 25-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gillespie et al PN 5,859,987 in view of Surugucchi et al PN 6,094,699 and Venkat PN 5,857,083.

In regards to claims 1, 8, 19: Gillespie et al teaches a data bridge system, comprising: an interface (interface to primary PCI bus 9 or alternatively interface to local memory bus 11) for transferring data; a plurality of application-specific integrated circuits (ASICs) (21 and 23); a data bridge operatively coupled to each of the interface and the plurality of ASICs (7).

10/074,064

Art Unit: 2111

Gillespie et al also teaches the bridge accessing a ROM storing configuration (31 Column 1 lines 59-65). Gillespie et al does not expressly teach the data bridge read only memory storing at least initial values and mask values for each ASIC of the plurality of ASICS. The examiner notes Gillespie et al does teach the bridge having a plurality of Base address registers in accordance with the AGP and PCI specifications, which would inherently need to be configured. Surugucchi et al teaches a bridge (210 or alternatively 210 and 212 taken together) including a mask register storing mask values for masking Base address registers in accordance with the attached peripherals. It would have been obvious to store the configuration mask values in the data bridge ROM of Gillespie et al because this would have consolidated configuration. Venkat teaches storing the initial base addresses in the configuration space of the devices. It would have been obvious to store the initial values in the configuration space of the combination of Gillespie et al in view of Surugucchi et al because this would have consolidated necessary configuration data.

In regards to claims 4, 22: Gillespie et al teaches the bridge having Base address registers. (part of the PCI specification incorporated in Gillespie)

In regards to claims 5-6, 23, 26: Gillespie et al teaches multiple base address registers in accordance with the PCI specification incorporated by reference in Gillespie et al. The PCI specification notes the number of Base address registers in a bus bridge is 6.

Art Unit: 2111

In regards to claims 7, 25: Gillespie et al teaches multiple base address registers in accordance with the PCI specification which teaches the base address registers having prefetchable and non-prefetchable and I/O space and non I/O space determinations. PCI specification page 196.

In regards to claim 9: Gillespie et al teaches a configuration EEPROM. Which is an electrically erasable programmable ROM.

In regards to claim 27: Gillespie et al does not teach the EEPROM being removable.

MPEP 2144.04 V C states to make separable is not a patentable distinction.

4. Claims 2-3, 20-21, 24, 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gillespie et al PN 5,859,987 in view of Surugucchi et al PN 6,094,699 and Venkat PN 5,857,083 as applied to claim 1 above, and further in view of Applicants admitted prior art.

In regards to claims 2, 20, 24, 33: Gillespie et al does not teach the ASICs being graphics processors. Applicants admitted prior art teaches graphics processors (1020) attaches to a bus. It would have been obvious to include graphics processors because this would have allowed for the efficient control of graphics/video.

In regards to claims 3, 21: Gillespie et al in view of Surugucchi et al and Venkat teach the bridge attached to a AGP bus described above. Gillespie et al in view of Surugucchi et al and

10/074,064

Art Unit: 2111

Venkat do not teach a north bridge. Applicants admitted prior art teaches a north bridge attaches an AGP bus. It would have been obvious to a person of ordinary skill in the art at the time of the invention to use the bridge of Gillespie et al in view of Surugucchi et al and Venkat in the system of Applicants admitted prior art because this would have separated the graphics from the PCI system thus freeing the PCI system.

5. Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over Prabhu et al PN 6,675,292 in view of what is well known in the art.

In regards to claim 28: Prabhu et al teaches forming (configuring) a configurable register (Column 5 lines 41-56) that includes register configuration logic (the register is configurable, whatever allows/does the configuration is the configuration logic) and at least one register flop to contain an initial value (inherent the register is configured as read only if it had no initial value then the only possible value would be 0000.) and at least one mask flop (indication of read only or read write) that generates a mask bit for the configuration logic and wherein the register configuration logic configures the at least one register flop to be read only or read writable based upon the at least one mask value. Prabhu et al does not expressly teach the initial value and whether it is to be read only or read writable being stored in a memory only the configuring the register as read only. Official notice is taken that configuration memory is well known. It would have been obvious to a person of ordinary skill in the art at the time of the invention to store the configuration info in a memory because this would have given it some place to come from.

10/074,064 Art Unit: 2111

6. Claims 10-11, 13, 15-17, 34-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gillespie et al PN 5,859,987 in view of Surugucchi et al PN 6,094,699 and Venkat PN 5,857,083 as applied to claim 1 above, and further in view of Prabhu et al PN 6,675,292.

In regards to claims 10-11, 34-35: Gillespie et al in view of Surugucchi et al and Venkat teaches the configurable bridge as described above including the configuration registers.

Gillespie however does not expressly state the configuration registers are themselves configurable. Prabhu teaches configurable registers as described above. It would have been obvious to a person of ordinary skill in the art to make the registers themselves configurable because this would have provided for greater configuration control.

In regards to claims 13, 16: Gillespie et al teaches multiple base address registers in accordance with the PCI specification incorporated by reference in Gillespie et al. The PCI specification notes the number of Base address registers in a bus bridge is 6.

In regards to claim 15: Gillespie et al teaches multiple base address registers in accordance with the PCI specification which teaches the base address registers having prefetchable and non-prefetchable and I/O space and non I/O space determinations. PCI specification page 196.

In regards to claim 17: Gillespie et al teaches a configuration EEPROM. Which is an electrically erasable programmable ROM.

7. Claims 14, 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gillespie et al PN 5,859,987 in view of Surugucchi et al PN 6,094,699, Venkat PN 5,857,083 and Prabhu et

10/074,064

Art Unit: 2111

al PN 6,675,292 as applied to claim 10 above, and further in view of Applicants admitted prior art.

In regards to claims 14 and 18: Gillespie et al does not teach the ASICs being graphics processors. Applicants admitted prior art teaches graphics processors (1020) attaches to a bus. It would have been obvious to include graphics processors because this would have allowed for the efficient control of graphics/video.

In regards to claim 12: Gillespie et al in view of Surugucchi et al and Venkat teach the bridge attached to a AGP bus described above. Gillespie et al in view of Surugucchi et al and Venkat do not teach a north bridge. Applicants admitted prior art teaches a north bridge attaches an AGP bus. It would have been obvious to a person of ordinary skill in the art at the time of the invention to use the bridge of Gillespie et al in view of Surugucchi et al and Venkat in the system of Applicants admitted prior art because this would have separated the graphics from the PCI system thus freeing the PCI system.

Allowable Subject Matter

8. Claims 29-31 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

In regards to claims 29-31: The examiner was unable to find the exact structure claimed.

10/074,064 Art Unit: 2111

Conclusion

- 9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 10. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul R. Myers whose telephone number is 571 272 3639. The examiner can normally be reached on Mon-Thur 6:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (571) 272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

10/074,064

Art Unit: 2111

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

PAUL FI. MYERS PRIMARY EXAMPLE

PRM November 19, 2007